

Performance evaluation of superconducting fault current limiters for power system protection

Yogesh Shivaji Pawar¹, Sandip Rahane², Amita Panchamrao Thakare³, Dipalee M. Kate³, Jyoti P. Rothe⁴, Dinesh Suryakant Wankhede⁴, Kirti Vaidya⁵, Hema Kale⁵, Rakesh G. Shriwastava⁶, Rahul Mapari⁷

¹Department of Electrical Engineering, Loknete Gopinathji Munde Institute of Engineering Education and Research, Nashik, India

²Department of Electronics and Telecommunications Engineering, Amrutvahini College of Engineering, Sangamner, India

³Department of Electronics and Communication Engineering, Priyadarshini Bhagawati College of Engineering, Nagpur, India

⁴Department of Electrical Engineering, St. Vincent Pallotti College of Engineering and Technology, Nagpur, India

⁵Department of Electronics and Telecommunications Engineering, St. Vincent Pallotti College of Engineering and Technology, Nagpur, India

⁶Department of Electrical Engineering, Govindrao Wanjari College of Engineering and Technology, Nagpur, India

⁷Department of Electronics and Telecommunications Engineering, Pimpri Chinchwad College of Engineering and Research, Pune, India

Article Info

Article history:

Received Oct 10, 2025

Revised May 21, 2026

Accepted Jun 18, 2026

Keywords:

Fault analysis

Power system protection

Smart grid protection

Superconducting fault current limiter

Transient stability

ABSTRACT

This paper presents a comprehensive assessment of the performance of superconducting fault current limiters (SFCLs), emphasizing their capability for rapid and effective mitigation of severe fault currents. With the increasing global demand for electrical power, the occurrence of system faults has become more frequent, resulting in high fault currents that generate significant mechanical and thermal stresses. These stresses can compromise the integrity of power system components, including transformers and associated equipment. Conventional methods of fault mitigation often lack adaptability and responsiveness to varying fault conditions. In contrast, the SFCL serves as an efficient stabilizing device, offering superior performance by rapidly limiting fault currents within the first cycle and thereby enhancing the transient stability of the power system. This study examines fault scenarios such as single line-to-ground (L-G), double line-to-ground (L-L-G), and three-phase-to-ground (L-L-L-G) faults, with particular focus on the role of SFCLs in reducing the operational burden on circuit breakers and improving overall system reliability. This study evaluates the performance of SFCL under multiple power system fault scenarios using simulation analysis. The results show that SFCL effectively limits fault current, enhances transient stability, and reduces mechanical and thermal stress on circuit breakers, improving overall grid reliability.

This is an open access article under the [CC BY-SA](https://creativecommons.org/licenses/by-sa/4.0/) license.



Corresponding Author:

Yogesh Shivaji Pawar

Department of Electrical Engineering

Loknete Gopinathji Munde Institute of Engineering Education and Research

Nashik, India

Email: yogesh.pawar@logmieer.edu.in

1. INTRODUCTION

In response to the rapidly growing demand for electricity, numerous advanced technologies have been deployed in power generation, transmission, and distribution systems to ensure reliability and efficiency [1], [2]. While these innovations have significantly improved power system performance, they have also introduced new challenges—most notably, the escalation of fault currents [3], [4]. Elevated fault currents not

only threaten the operational integrity of electrical equipment but also increase the risk of instability in modern interconnected grids [5]-[8]. To mitigate such challenges, flexible AC transmission system (FACTS) devices, including the static synchronous compensator (STATCOM), static synchronous series compensator (SSSC), and unified power flow controller (UPFC), have been developed to enhance stability and maintain smooth, uninterrupted operation of power systems [9]. Under normal operating conditions, a fault current limiter (FCL) introduces negligible impedance into the power network. However, during fault events, its impedance rises sharply, thereby restricting the magnitude of fault currents and protecting downstream equipment [10], [11]. With the increasing penetration of renewable energy sources, the expansion of interconnected power grids, and the rise of distributed generation systems, fault management has become more complex [12], [13]. Variable load flows, bidirectional power exchange, and higher short-circuit levels often lead to fault currents that exceed the withstand capacity of conventional circuit breakers and transformers. Amid these challenges, the superconducting fault current limiter (SFCL) has emerged as a highly promising solution [14], [15].

By leveraging the unique properties of superconductors—zero resistance under normal conditions and abrupt transition to a resistive state under high current—the SFCL offers instantaneous fault current suppression without introducing significant power losses during normal operation. This makes it particularly advantageous over traditional methods of fault current limitation [16], [17]. Beyond immediate fault current mitigation, SFCLs contribute significantly to the long-term resilience of power systems [18], [19]. They help reduce mechanical and thermal stresses on system components, minimize the risk of cascading failures, and extend the lifespan of critical assets such as transformers and switchgear. Moreover, SFCLs facilitate cost-effective grid expansion, enabling utilities to accommodate rising demand without extensive infrastructure reinforcements [20], [21]. Their role is especially critical in renewable-rich smart grids, where variability in generation and dynamic load patterns demand fast, adaptive, and reliable protection mechanisms [22], [23].

In this study, the performance of SFCLs is evaluated under various fault conditions, with emphasis on their impact on transient stability, circuit breaker stress reduction, and overall system reliability. The analysis includes fault scenarios such as single line-to-ground (L-G), double line-to-ground (L-L-G), and three-phase-to-ground (L-L-L-G), providing a comprehensive understanding of SFCL behavior under different operating condition [23]. Overall, the literature indicates that SFCL technology is a highly effective method for enhancing power system protection by limiting fault currents, reducing stress on electrical equipment, and supporting the reliable operation of modern smart grids [24], [25]. Section 1 described the introduction. Section 2 presents the proposed method. Section 3 described the simulation model and result discussion. In section 4 conclusions have been given.

2. METHOD

2.1. Types of fault current limiters

FCLs are designed to mitigate the adverse effects of excessive fault currents by introducing dynamic impedance into the power network. Several types of FCLs exist, each employing distinct mechanisms to achieve fault current limitation.

a. Resistive FCL

- Mechanism: a superconductor remains in a zero-resistance state during normal operation. However, under fault conditions, it undergoes a transition (quenching) to a resistive state, thereby introducing additional resistance into the circuit.
- Operation: when exposed to excessive fault current, the superconductor loses its superconducting property, thus dissipating energy in the form of resistance and effectively reducing fault current.

b. Shielded core FCL

- Mechanism: a superconducting tube encloses an iron core, shielding it from the AC magnetic flux under normal conditions.
- Operation: during a fault, quenching of the superconducting tube occurs, allowing the iron core to couple with the circuit and significantly increase its impedance, thereby limiting the fault current.

c. Pre-saturated core FCL

- Mechanism: a superconducting DC winding keeps an iron core in a saturated state during normal operation.
- Operation: under fault conditions, the increased current opposes the pre-saturation, resulting in higher core reactance and increased impedance, which suppresses the fault current.

Each of these FCL technologies offers unique advantages, allowing flexibility in their deployment depending on grid requirements, system configurations, and fault scenarios.

2.2. Superconducting fault current limiter

The SFCL has gained prominence due to its superior performance in mitigating fault currents with minimal impact on normal operation. An SFCL is typically constructed by connecting four superconducting coils in a series-parallel configuration, minimizing inductance, and enabling phase-wise fault current limitation through quenching.

a. Working principle:

- Under steady-state conditions, the superconducting element offers negligible resistance.
- Upon fault occurrence, the element undergoes a rapid quench (transition from superconducting to normal resistive state), instantly inserting resistance into the circuit.
- A parallel shunt resistor is incorporated to provide an alternative current path during the fault, thereby reducing joule heating and accelerating recovery time [4], [5].

The transformer-type SFCL distributes power uniformly across the superconducting elements, ensuring complete recovery within the operating time of the circuit breaker [8]. Unlike conventional overcurrent protection relays that may require two to three cycles to act, the SFCL responds within the first cycle, with a quenching time as short as 0.7 ms [1], [2].

SFCLs are also capable of providing damping for low-frequency oscillations, functioning similarly to a power system stabilizer (PSS) or a dynamic reactive compensator, thereby enhancing both protection and stability [6], [7].

b. Advantages of SFCL, following are the advantages:

- Ultra-fast response time (1–2 ms).
 - Self-triggered operation without external control.
 - Wear-free, requiring maintenance only for the cooling system.
 - Prevents the need to upgrade ratings of protective devices.
 - Strengthens coordination with relay-based protection schemes.
- ### c. Applications of SFCL, following are the advantages:
- Protection of the entire bus from high fault currents.
 - Protection of individual feeders connected to a bus.
 - Limitation of fault current contribution from interconnected transformers.
 - Enhancement of power cable protection under abnormal conditions.
 - Support for system damping and transient stability improvements.

d. Additional methodological insights

The methodology in this work involves simulating the behavior of SFCLs under various fault scenarios, including L-G, L-L-G, and L-L-L-G faults. Comparative analysis is performed between conventional systems and SFCL-integrated systems, with parameters such as: i) fault current magnitude, ii) circuit breaker stress, iii) transient stability margin, and iv) recovery characteristics of superconducting elements.

Simulation models are developed using MATLAB/Simulink, enabling the study of SFCL's performance under dynamic operating conditions. The results provide critical insights into how SFCLs enhance system stability while reducing mechanical and thermal stress on power system components. Figure 1 shows resistive type SFCL and Figure 2 shows current limiting characteristic.




Figure 1. Resistive type SFCL




Figure 2. Current limiting characteristic

3. SIMULATION MODEL AND RESULT DISCUSSION

The Figure 3 shows simulation model of SFCL and Figure 4 shows quenching recovery characteristics of SFCL. Figure 5 shows simulation of three phase fault system. Figure 6 shows single line to ground fault. Figure 7 shows double line to ground fault. Figure 8 shows tripled line to ground fault.




Figure 3 Simulation model of SFCL




Figure 4. Quenching recovery characteristics of SFCL

The superconducting SFCL exhibits nearly zero resistance under normal operating conditions and transitions to very high resistance when fault current exceeds a threshold. Below this value, the line current flows normally. A three-input switch is used, which shifts operation based on the input at terminal two.

- If terminal two is negative: the switch connects to terminal three, representing the low-resistance state of the SFCL.
- If terminal two is positive (fault condition): the SFCL switches to a high-resistance state (resistor+inductor). Here, a step signal represents resistance, and a transportation delay models inductance, together forming the time constant (L/R).

During a fault (e.g., 1–2 seconds), the transportation delay limits the output current by introducing a controlled lag. Thus, the SFCL effectively restricts excessive fault current while ensuring stable operation post-fault.




Figure 5. Simulation of three phase fault system




Figure 6. Single line to ground fault




Figure 7. Double line to ground fault




Figure 8. Tripled line to ground fault

4. CONCLUSION

The simulation-based analysis demonstrates that SFCLs are highly effective in reducing excessive fault currents and enhancing power system protection. The results indicate that SFCLs can limit fault currents within the first cycle of fault occurrence, thereby reducing thermal and mechanical stress on circuit breakers, transformers, and other critical equipment while improving transient stability. Comparative evaluation under different fault scenarios such as L-G, L-L-G, and L-L-L-G faults confirms that SFCLs consistently reduce fault current magnitude and enable faster system recovery. Their fast response, self-triggered operation, and compatibility with existing protection schemes make them a promising solution for improving grid resilience and reliability in modern renewable-integrated power systems. However, the study is limited to simulation-based analysis, and practical challenges such as cost, cooling requirements, and large-scale implementation

need further investigation. Future research may focus on experimental validation and optimized integration of SFCLs in real power networks.

FUNDING INFORMATION

Authors state no funding involved.

AUTHOR CONTRIBUTIONS STATEMENT

This journal uses the Contributor Roles Taxonomy (CRediT) to recognize individual author contributions, reduce authorship disputes, and facilitate collaboration.

Name of Author	C	M	So	Va	Fo	I	R	D	O	E	Vi	Su	P	Fu
Yogesh Shivaji Pawar	✓	✓	✓	✓	✓	✓		✓	✓	✓			✓	
Sandip Rahane		✓			✓	✓		✓	✓	✓	✓	✓		✓
Amita Panchamrao Thakare	✓		✓	✓	✓		✓		✓	✓	✓		✓	✓
Dipalee M. Kate		✓			✓	✓		✓	✓	✓				
Jyoti P. Rothe	✓			✓	✓		✓		✓	✓		✓		✓
Dinesh Suryakant Wankhede	✓		✓		✓		✓		✓			✓	✓	
Kirti Vaidya		✓		✓	✓			✓		✓	✓			
Hema Kale	✓	✓			✓	✓			✓	✓				
Rakesh G. Shriwastava	✓	✓			✓		✓		✓	✓		✓		✓
Rahul Mapari	✓		✓			✓			✓	✓	✓		✓	

C : Conceptualization

M : Methodology

So : Software

Va : Validation

Fo : Formal analysis

I : Investigation

R : Resources

D : Data Curation

O : Writing - Original Draft

E : Writing - Review & Editing

Vi : Visualization

Su : Supervision

P : Project administration

Fu : Funding acquisition

CONFLICT OF INTEREST STATEMENT

Authors state no conflict of interest.

DATA AVAILABILITY

Data availability is not applicable to this paper as no new data were created or analyzed in this study.

REFERENCES

- [1] V. Q. Dao, J.-I. Lee, C. S. Kim, M. Park, and U. Melaccio, "Design and Performance Analysis of a Saturated Iron-Core Superconducting Fault Current Limiter for DC Power Systems," *Energies*, vol. 13, no. 22, p. 6090, Nov. 2020, doi: 10.3390/en13226090.
- [2] A. Upadhyaya, D. Roy, and A. B. Choudhury, "Performance analysis of an open-core type three-phase saturated iron-core superconducting fault current limiter," *Int. J. Emerg. Electr. Power Syst.*, vol. 21, no. 2, Apr. 2020, doi: 10.1515/ijeeps-2019-0152.
- [3] Y. Zhou, L. Ren, Y. Xu, and J. Shi, "Optimal application research of superconducting fault current limiters on medium voltage direct current shipboard power system," *Sci. Rep.*, vol. 15, no. 1, p. 14568, Apr. 2025, doi: 10.1038/s41598-025-97751-4.
- [4] R. Oliveira *et al.*, "Performance Analysis of Resistive Superconducting Fault Current Limiter Using LN 2 and GHe Cooling," *IEEE Trans. Appl. Supercond.*, vol. 33, no. 5, pp. 1–10, Aug. 2023, doi: 10.1109/TASC.2023.3237642.
- [5] L. Chen *et al.*, "Performance Evaluation Approach of Superconducting Fault Current Limiter in MMC-HVDC Transmission System," *IEEE Trans. Appl. Supercond.*, vol. 31, no. 8, pp. 1–7, Nov. 2021, doi: 10.1109/TASC.2021.3091045.
- [6] L. Chen *et al.*, "Study of Resistive-Type Superconducting Fault Current Limiters for a Hybrid High Voltage Direct Current System," *Materials (Basel)*, vol. 12, no. 1, p. 26, Dec. 2018, doi: 10.3390/ma12010026.
- [7] B. Shen, Y. Chen, C. Li, S. Wang, and X. Chen, "Superconducting fault current limiter (SFCL): Experiment and the simulation from finite-element method (FEM) to power/energy system software," *Energy*, vol. 234, p. 121251, Nov. 2021, doi: 10.1016/j.energy.2021.121251.
- [8] C. Gandioli, M. Alvarez-Herault, P. Tixador, N. Hadjsaid, and D. R. Medina, "Innovative Distribution Networks Planning Integrating Superconducting Fault Current Limiters," *IEEE Trans. Appl. Supercond.*, vol. 23, no. 3, pp. 5603904–5603904, Jun. 2013, doi: 10.1109/TASC.2013.2244933.

- [9] D. Colangelo and B. Dutoit, "MV Power Grids Integration of a Resistive Fault Current Limiter Based on HTS-CCs," *IEEE Trans. Appl. Supercond.*, vol. 23, no. 3, p. 5600804, Jun. 2013, doi: 10.1109/TASC.2012.2233532.
- [10] V. Anvesh and M. V. Rao, "Optimal Positioning of Superconducting Fault Current Limiters for the Smart Grid Application Using Simulink," *Int. J. Adv. Res. Electr. Electron. Instrum. Eng.*, vol. 2, no. 6, pp. 2094–2101, 2013.
- [11] A. Murukeshan and R. Rajasekaran, "Power System Stability Enhancement and Improvement of LVRT Capability of a DFIG Based Wind Power System by Using SMES and SFCL," *Int. J. Electr. Comput. Eng.*, vol. 3, no. 5, Oct. 2013, doi: 10.11591/ijece.v3i5.3383.
- [12] G. Cakal, F. G. Bagriyanik, and M. Bagriyanik, "The effect of fault current limiters on distribution systems with wind turbine generators1," *Int. J. Renew. Energy Res.*, vol. 3, no. 1, pp. 149–154, 2013.
- [13] S. H. Lim, J. S. Kim, and J. C. Kim, "Study on correction of protective devices for application of a sfcl in a power distribution system with a dispersed generation," *IEEE Trans. Appl. Supercond.*, vol. 23, no. 3, p. 5603504, Jun. 2013, doi: 10.1109/TASC.2013.2238283.
- [14] J. S. Hwang *et al.*, "Validity analysis on the positioning of superconducting fault current limiter in neighboring AC and DC microgrid," *IEEE Trans. Appl. Supercond.*, vol. 23, no. 3, p. 5600204, Jun. 2013, doi: 10.1109/TASC.2012.2228735.
- [15] A. R. Devi and J. N. Kumar, "Simulation of Resistive Super Conducting Fault Current Limiter and Its Performance Analysis In Three Phase Systems," *Int. J. Eng. Res. Technol.*, vol. 2, no. 11, 2013.
- [16] N.V. B. Rao. S and S. M. S. Palli, "Analysis & Positioning of Resistive Super Conducting Fault Current Limiters in Smart Grids," *Int. J. Educ. Appl. Res.*, vol. 4, no. Spl-1, 2014.
- [17] O. Naekel *et al.*, "Power Hardware-in-the-Loop Testing of an Air Coil Superconducting Fault Current Limiter Demonstrator," *IEEE Trans. Appl. Supercond.*, vol. 25, no. 3, pp. 1–7, Jun. 2015, doi: 10.1109/TASC.2014.2386341.
- [18] H. S. Ruiz, X. Zhang, and T. A. Coombs, "Resistive-Type Superconducting Fault Current Limiters: Concepts, Materials, and Numerical Modeling," *IEEE Trans. Appl. Supercond.*, vol. 25, no. 3, pp. 1–5, Jun. 2015, doi: 10.1109/TASC.2014.2387115.
- [19] L. Chen, C. Deng, F. Guo, Y. Tang, J. Shi, and L. Ren, "Reducing the Fault Current and Overvoltage in a Distribution System With Distributed Generation Units Through an Active Type SFCL," *IEEE Trans. Appl. Supercond.*, vol. 24, no. 3, pp. 1–5, Jun. 2014, doi: 10.1109/TASC.2013.2281493.
- [20] M. Panneerselvam, P. Prakasam, and J. K. Chithra, "Implementation of an effective fault current limiter for 1.5 MW DFIG in wind power systems," *Int. J. Eng. Technol.*, vol. 6, no. 2, pp. 627–635, 2014.
- [21] A. Sujil and R. Kumar, "Feasible positioning of super conducting fault current limiters for wind farm intermittency and fault current reduction in a smart power system," *WSEAS Trans. Power Syst.*, vol. 9, pp. 16–23, 2014.
- [22] F. Zheng, C. Deng, L. Chen, S. Li, Y. Liu, and Y. Liao, "Transient Performance Improvement of Microgrid by a Resistive Superconducting Fault Current Limiter," *IEEE Trans. Appl. Supercond.*, vol. 25, no. 3, pp. 1–5, Jun. 2015, doi: 10.1109/TASC.2015.2391120.
- [23] L. Chen, C. Deng, F. Zheng, S. Li, Y. Liu, and Y. Liao, "Fault Ride-Through Capability Enhancement of DFIG-Based Wind Turbine With a Flux-Coupling-Type SFCL Employed at Different Locations," *IEEE Trans. Appl. Supercond.*, vol. 25, no. 3, Jun. 2015, doi: 10.1109/TASC.2014.2373511.
- [24] S. Alaraifi and M. S. El Moursi, "Design Considerations of Superconducting Fault Current Limiters for Power System Stability Enhancement," *IET Gener. Transm. Distrib.*, vol. 11, no. 9, pp. 2155–2164, 2017, doi: 10.1049/iet-gtd.2016.0549.
- [25] Z. C. Zou, X. Y. Chen, C. S. Li, X. Y. Xiao, and Y. Zhang, "Conceptual Design and Evaluation of a Resistive-Type SFCL for Efficient Fault Ride Through in a DFIG," *IEEE Trans. Appl. Supercond.*, vol. 26, no. 1, Jan. 2016, doi: 10.1109/TASC.2015.2507129.

BIOGRAPHIES OF AUTHORS



Dr. Yogesh Shivaji Pawar    received the B.E. degree in Electrical Engineering from Pune University, Nashik, PDVVPCOE, Ahmednagar, Maharashtra, India in 2010, and the M.Tech. degree in Electrical Power System from Mumbai University, Veermata Jijabai Technological Institute, Mumbai, Maharashtra, India, in 2012, and his Ph.D. degree from Bhabha University, Bhopal, Madhya Pradesh, India, in 2025. He is currently an Assistant Professor with the Department of Electrical Engineering, Loknete Gopinathji Munde Institute of Engineering Education and Research, Nashik. He has over 13 years of teaching experience. His research interests include power system, optimization techniques, and artificial intelligence techniques. He is a Life Member of ISTE. He can be contacted at email: yogesh.pawar@logmieer.edu.in.



Dr. Sandip Rahane    is an Associate Professor at Amrutvahini College of Engineering, Sangamner, India, with 25 years of academic and research experience. His research interests include ultra-low-power VLSI circuits, cloud computing, and wireless sensor networks. He has contributed to these domains through publications and research while actively mentoring students. He is a member of IEEE and the IEEE Circuits and Systems Society. He can be contacted at email: rahanesandip@gmail.com.



Dr. Amita Panchamrao Thakare    is an experienced educator with 15 years of dedicated teaching experience in the field of Electronics and Communication Engineering. She is currently serving as an Assistant Professor in the Department of Electronics and Communication Engineering at Priyadarshini Bhagawati College of Engineering, Nagpur. She has effectively taught both undergraduate (B.E.) and postgraduate (M.Tech.) courses across a range of subjects. She has a strong academic background, having received her Bachelor of Engineering in Electronics and Telecommunication Engineering in 2009, her Master of Technology in Digital Communication in 2015, and her Ph.D. in Electronics and Communication Engineering in 2022, with a specialization in machine learning. She can be contacted at email: amita.thakare27@gmail.com.



Dr. Dipalee M. Kate    is an accomplished academic and researcher with a profound impact on the field of Electronics Engineering. Holding a Ph.D. in Signal Processing in Electronics Engineering, an M.Tech. in VLSI, and a B.E. in Electronics Engineering from Rashtrasant Tukadoji Maharaj Nagpur University. With a rich teaching experience of 18 years, she serves as the Associate Professor and Head of the Department of Electronics and Communication Engineering at Priyadarshini Bhagawati College of Engineering, Nagpur, where she contributes to shaping the next generation of engineering professionals and fostering a dynamic learning environment. She can be contacted at email: ec.dipaleekate@gmail.com.



Dr. Jyoti P. Rothe    completed her B.E. in Electrical Engineering from Government College of Engineering, Amravati University, her M.Tech. in Integrated Power System from VNIT, Nagpur, and her Ph.D. in Electrical Engineering from MITS, Gwalior, RGPV Bhopal. With 32 years of teaching experience, she served as Head of the Department of Electrical Engineering from 2005 to 2018, IQAC Coordinator, R&D Coordinator, and Dean IQAC. She is currently working as Professor and Head of the Department of Electrical Engineering at St. Vincent Pallotti College of Engineering and Technology, Nagpur, Maharashtra, India. Her research interests are primarily in the area of electrical power system and power electronics. She can be contacted at email: rothejyoti04@gmail.com.



Dr. Dinesh Suryakant Wankhede    received the B.E. degree in Electrical Engineering from Amravati University, Amravati, SSGMCE, Shegaon, Maharashtra, India, in 1999, and the M.E. degree in Electrical Power System from Shivaji University, Kolhapur, Walchand College of Engineering, Sangli, Maharashtra, India, in 2002, and his Ph.D. degree from Visvesvaraya National Institute of Technology, Nagpur, Maharashtra, India, in 2019. He is currently an Associate Professor with the Department of Electrical Engineering, St. Vincent Pallotti College of Engineering and Technology, Nagpur. He has over 22 years of teaching experience. His research interests include power electronics, optimization techniques, and artificial intelligence techniques. He is a Life Member of ISTE and recipient of the ISTE's L&T Best M.Tech. Thesis Award in 2001. He can be contacted at email: dineshwankhede@gmail.com.



Dr. Kirti Vaidya    is presently working as an Assistant Professor in the Department of Electronics and Telecommunication Engineering at St. Vincent Pallotti College of Engineering and Technology, Nagpur, India. She has completed her B.E. in Electronics from SGGs, Nanded, her M.E. in Electronics from JNEC, Aurangabad. She has completed her Ph.D. from Gondwana University, Gadchiroli. Her research interests are signal processing and communication. She has published several papers in international conference and journals. She can be contacted at email: kvaidya@stvincentngp.edu.in.



Dr. Hema Kale    is a faculty member in the Department of Electronics and Telecommunication Engineering at St. Vincent Pallotti College of Engineering and Technology (SVP CET), Nagpur. She earned her Ph.D. from Nagpur University in 2015, her M.Tech. in Electronics from YCCE, Nagpur, in 2003, and her B.E. in Electronics from Government College of Engineering, Amravati, in 1993. She is an approved Ph.D. guide and has over 25 years of teaching experience and 26 years of overall professional experience. She has published 12 papers in international journals, 10 papers in international conferences, and authored one book chapter. Her research interests include wireless communication, embedded systems, and signal processing. She holds multiple patents, including a granted patent on Subcarrier Allocation and Grouping (2021), along with published patents in agricultural expert systems and soil health monitoring. She has also registered copyrights for innovative MATLAB-based teaching tools. She is a recipient of the Outstanding Woman Researcher in Communication Engineering Award (VIWA 2021). She is the principal investigator of a funded research project titled “Design and Development of a Microcontroller-Based Electronic System for Chlorophyll Measurement and Plant Health Monitoring”, sanctioned under the RTMNU University Research Project Scheme (URPS) with a grant of ₹300,000, and has actively contributed to product development, industry-collaborative projects, and rural outreach through Unnat Bharat Abhiyan (UBA) activities. She can be contacted at email: hkale@stvincentngp.edu.in.



Dr. Rakesh G. Shriwastava    obtained his Ph.D. degree in Electrical Engineering, specializing in Power Electronics and Drives, from RTM, Nagpur University, India, in 2017. He occupied various positions to serve the engineering institutes for about 24 years. He is currently working as a Professor in the Department of Electrical Engineering, Govindrao Wanjari College of Engineering & Technology, Nagpur. His research interests include the analysis and control of electrical drives, particularly in hybrid and electric vehicle applications. He has several publications in national and international journals, has attended International and National conferences, and has also worked as a jury member. He is a member of professional bodies such as ISTE and IAENG. He can be contacted at email: rakesh_shriwastava@rediffmail.com.



Dr. Rahul Mapari    received his Bachelor's and Master's degrees in Electronics Engineering from Savitribai Phule Pune University, India, in 2004 and 2007, respectively, and his Ph.D. degree in Electronics and Telecommunication Engineering from Amravati University, India, in 2016. He has been working as a Professor in the Department of Electronics and Telecommunication Engineering at Pimpri Chinchwad College of Engineering and Research, Pune, since 2017. He can be contacted at email: rahul.mapari@pccoer.in.